The anomalous phenomenon of generation current GD in the lightly doped drain (LDD) nMOSFET measured under the drain bias D-step mode is reported. We propose an assumption of activated (A) and frozen (F) traps for the D-step mode: The A traps contributes to GD while the F process can make them lose the roles as generation centers. The A and F regions can form the F-A region. The comparison of the F and A regions decides the role of the F-A region. The experiments confirm the assumption. In the reverse gated-diode structure, as the gate controls the region beneath the gate, the generation current GD flowing through the region due to defects can be controlled and measured. Therefore, the measurement method is used widely as a means of detecting interfacial deep-level defects in MOS structure [1−4] for many different types of semiconductor process analysis. Therefore, a good understanding and control of this measurement are important in order to utilize it better. Verzi and Aum [5] studied the mechanism of GD . In Refs. [6, 7] , the relationship of GD with drain bias D is discussed. Although lots of works have been carried out in this field, the relationship has not yet been comprehended completely so far. In this Letter, we examine the relation between D and GD , and the impact of the interface trap on GD under the D -step mode.
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In the reverse gated-diode structure, as the gate controls the region beneath the gate, the generation current GD flowing through the region due to defects can be controlled and measured. Therefore, the measurement method is used widely as a means of detecting interfacial deep-level defects in MOS structure [1−4] for many different types of semiconductor process analysis. Therefore, a good understanding and control of this measurement are important in order to utilize it better. Verzi and Aum [5] studied the mechanism of GD . In Refs. [6, 7] , the relationship of GD with drain bias D is discussed. Although lots of works have been carried out in this field, the relationship has not yet been comprehended completely so far. In this Letter, we examine the relation between D and GD , and the impact of the interface trap on GD under the D -step mode.
When the substrate under the gate is accumulated, the main reverse current is the metallurgical junction current and it is low. When the gate voltage G approaches the flat band voltage , the field-induced depletion region is formed. Consequently, the interface traps acting as the generation centers contribute to GD and then GD increases sharply. When G reaches the threshold voltage , the inversion layer is formed and then it shields the interface traps from the depletion region. Therefore, the traps lose the roles as generation centers and GD decreases dramatically. Then the peak of GD appears. The initial point of GD decreasing is the point. is the function of D :
where the parameters have the common meanings. From the equation we can conclude that the GD peak width expands with increasing D since increases. The devices used here are of surface channel. They were manufactured using a 90 nm process technology with a lightly doped drain (LDD) structure and a shallow trench isolation (STI) scheme. The gate oxides of all the devices were annealed in N 2 O atmosphere after thermal growth. The gate has the length of = 0.22 µm and the width of = 2 µm.The oxide thickness is 4 nm. HP 4156B, a high precision semiconductor parameter analyzer, was used to complete the tests. In the measurements, the source is floating and the substrate is grounded. FB is found to be about −0.2 V in Fig. 1(b) . When D = 0.2 V, the curve shape is very sharp while when D = 0.4 V and D = 0.6 V, the shapes expand, and the reason is as mentioned above.
We propose a concept based on the above facts: The activated (A) traps can act as the generation centers, which can contribute to GD . The A region where the A traps locate increases with increasing D and determines the width of the GD shape. Thus the results shown in Fig. 1 can also be explained: because the A region increases ordinarily from D = 0.2 V to 0.6 V, the widths of their GD shapes also increase ordinarily. Fig. 1(b) , the array is in file and the shape widths decrease. This situation is very different from the D -single mode. For understanding this situation well, we might as well assume that, since the bias is always applied to the drain, these A traps can turn to be frozen (F) after the gate stops sweeping. The F process makes the A traps lose the roles as the generation centers. 
Under the VD-single mode Under the VD-step mode: Further, the case that the F region is larger than the A region is observed under the D -step mode. 2 V, the F-A region is equivalent to the F region. Thus, on the contrary to the A region, they make GD negative peaks. Moreover, the greater the D value is, the more negative the GD peak is, as shown in Fig. 4(b) .
In summary, under the D -step mode, our gateddiode experiments on the n-channel LDD MOSFETs show that the GD curves are different from those under the D -single mode. We propose that the A traps act as the generation centers while the F process can make them lose the roles under the D -step mode. The A and F regions can form the F-A region. The comparison of the F and A region decides the role of the F-A region and influences GD .
